

Quiz (Week 11)

- Due Nov 18 at 11:59pm
- Points 4
- Questions 4
- Available Nov 15 at 12am - Nov 18 at 11:59pm
- Time Limit None
- Allowed Attempts Unlimited

This quiz was locked Nov 18 at 11:59pm.

Attempt History

	Attempt	Time	Score
LATEST	Attempt 1	131 minutes	4 out of 4

Score for this attempt: 4 out of 4

Submitted Nov 18 at 4:29pm

This attempt took 131 minutes.



Question 1

1 / 1 pts

Instruction scheduling in a processor is said to be **dynamic** if it is handled by the out-of-order hardware.

Correct!

- ☒ True
- ☐ False



Question 2

1 / 1 pts

In the **MIPS R10K-like** processor discussed in class (F, De, Di, S, X, C, R), which **one** of the following conditions would cause an instruction to **stall** at the Dispatch (Di) stage?

- ☐ Map table is full
- ☐ No available functional unit
- ☐ Operands are not ready
- ☐ Read-after-write dependence

Correct!

- ☒ Reorder buffer is full



Question 3

1 / 1 pts

Superscalar processors exploit a form of instruction-level parallelism (ILP) .

Answer 1:

Correct!

instruction-level parallelism (ILP)

thread-level parallelism (TLP)



Question 4

1 / 1 pts

Multiple instruction - multiple data (MIMD) processors exploit a form of thread-level parallelism (TLP) .

Answer 1:

Correct!

thread-level parallelism (TLP)

instruction-level parallelism (ILP)

Quiz Score: 4 out of 4